LIVE WEBINAR: RISC-V Design & Verification with FPGA Hardware In The Loop (EU)

Presenter: Krzysztof Szczur, Hardware Verification Products Manager, Aldec

Thursday, September 24th, 2020

3:00 PM – 4:00 PM CEST


The RISC-V ISA has opened tremendous opportunities creating a breeze of fresh air in the ARM dominated design houses of embedded SoC projects. We didn’t have to wait long until the first RTL implementations of the RISC-V processor were started (both open source and commercial). Currently there are several open source projects of RISC-V CPU cores. There is however a verification gap between the open source fabless design and the ones that are intended to be taped out. The HDL/RTL simulation that works well for research and open source projects is not sufficient in case of huge investments in chip fabrication where designs must be verified exhaustively. 


In this webinar we will present how FPGA hardware-assisted verification such as simulation acceleration, emulation and prototyping can be used at different verification stages to bridge the verification gap, increase functional test coverage and enable true hardware-software co-verification of RISC-V cores and SoCs.


  • RISC-V System-on-Chip Verification Challenges
  • Verification With Hardware In The Loop - Stages & Methods
  • Introduction to Aldec HES-DVM Hardware Assisted Verification
  • RISC-Verification Cases:
    • Simulation Acceleration
    • Hybrid Co-Emulation
    • Physical Prototyping

Presenter Bio:

Krysztof Szcur

Krzysztof Szczur is a Hardware Verification Products Manager at Aldec.

Chris joined Aldec in 2001 and was a key member of the team that developed HES-DVM™, Aldec's FPGA-based emulation and prototyping technology. In his engineering career he has also worked in the fields of HDL design verification, testbench automation and DO-254 compliance. Krzysztof has practical experience and a deep understanding of hardware assisted verification methodologies. Krzysztof graduated as M.Eng. in Electronic Engineering (EE) at the AGH University of Science and Technology in Krakow, Poland.