LIVE WEBINAR: Fast Track to Riviera-PRO, Part 2: Advanced Debugging, Code Coverage and Scripting (US)

Presenter: Sunil Sahoo, Sr. Corporate Applications Engineer

Thursday, March 18, 2021

11:00 AM – 12:00 PM PT

Abstract

Riviera-PRO™ Advanced Verification Platform addresses the verification needs of engineers crafting tomorrow’s cutting-edge FPGA and SoC devices. Riviera-PRO enables the ultimate testbench productivity, reusability, and automation by combining the high-performance simulation engine, advanced debugging capabilities at different levels of abstraction, and support for the latest Language and Verification Library Standards.  This second webinar of a two-part “Fast Track” series is designed to help functional verification engineers get up to speed quickly. In this webinar, you’ll learn about more debugging tips and we’ll also cover Tracing Logic and how to run code coverage in Riviera-PRO. We’ll also take a look at Plots - a new way of analyzing results.

Agenda

  • Live demo of Riviera-PRO Design entry and simulation features
  • Conclusion
  • Q&A

Presenter Bio:

Sunil Sahoo

Sunil Sahoo provides support for customers exploring simulation tools as an Aldec Applications Engineer. His practical engineering experience includes areas in, Digital Designing, Functional Verification and Wireless Communications. He has worked in wide range of engineering positions that include Digital Design Engineer Verification Engineer and  Applications Engineer. He received his B.S. in Electronics and Communications Engineering from VIT University, India in 2008 and M.S in Computer Engineering from Villanova University, PA in 2010.