FPGA Design/Verification Best-Practices for Quality and Efficiency

(Four Part Webinar Series)

                            Part 1: FPGA Design Architecture Optimization
                            Part 2: FPGA Verification Architecture Optimization with UVVM
                            Part 3: Randomization – The Why, When, What & How
                            Part 4: Code, Functional and Specification Coverage

Part 1: FPGA Design Architecture Optimization

Presenter: Espen Tallaksen, CEO of EmLogic

Thursday, April 28, 2022

Part 2: FPGA Verification Architecture Optimization with UVVM

Presenter: Espen Tallaksen, CEO of EmLogic

Thursday, May 5, 2022

Part 3: Randomization – The Why, When, What & How

Presenter: Espen Tallaksen, CEO of EmLogic

Thursday, May 12, 2022

Part 4: Code, Functional and Specification Coverage

Presenter: Espen Tallaksen, CEO of EmLogic

Thursday, May 19, 2022

Jim Lewis

Bio:

Espen Tallaksen, CEO of EmLogic 

Espen is also the author and architect of UVVM and founder of previous Bitvis. 
He has a strong interest in methodology cultivation and pragmatic efficiency and quality improvement, and he has given many presentations at various international conferences with great feedback. He has also given courses on FPGA Design and Verification in three different continents.

Legal | Privacy | ©2021 Aldec, Inc. All Rights Reserved.